



CMT4005AHPQ

40V N-Channel Power MOSFET

Product Summary

V _{DS}	R _{DS(ON)_MAX}	I _{D_MAX}
40 V	4.7 mΩ @ V _{GS} = 10V	92 A


Sinesemi Automotive MOSFET

HALOGEN
FREE



PDFN5060-8L



Top View



Bottom View

PIN Configuration
(Top View)

Schematic Diagram

Features

- N-Channel Enhancement Mode - Standard Level
- AEC-Q101 Qualified, PPAP Capable
- 175°C Operating Temperature
- 100% ΔV_{DSDS} & UIS & R_g Tested

Applications

- General Automotive Applications

Mechanical Data

- Green Molding Compound
- Moisture Sensitivity: Level 1 per J-STD-020
- UL Flammability Classification Rating 94V-0

Ordering Information

Orderable Part Number	Package Type	Device Marking	Form	Quantity (pcs)
CMT4005AHPQ	PDFN5060-8L	4005AHQ	13" Tape&Reel	5,000

Maximum Ratings (@ T_C = 25°C, unless otherwise specified.)

Parameter	Symbol	Value	Unit
Drain - Source Voltage	V _{DS}	40	V
Gate - Source Voltage	V _{GS}	±20	V
Continuous Drain Current (V _{GS} = 10V) ⁽¹⁾	T _C = 25°C	92	A
	T _C = 100°C	63	A
Pulsed Drain Current ⁽²⁾	I _{DM}	343	A
Single Pulse Avalanche Energy ⁽³⁾	E _{AS}	116	mJ
Single Pulse Avalanche Current (L= 0.1mH)	I _{AS}	28	A
Power Dissipation	T _C = 25°C	65	W
	T _C = 100°C	33	W
Junction & Storage Temperature Range	T _J , T _{STG}	-55 ~ +175	°C

Thermal Characteristics

Parameter	Symbol	Typ.	Max.	Unit
Thermal Resistance, Junction-to-Ambient ⁽⁴⁾	R _{θJA}	40	50	°C/W
Thermal Resistance, Junction-to-Case ⁽⁵⁾	R _{θJC}	1.8	2.3	°C/W

Electrical Characteristics (@ $T_J = 25^\circ\text{C}$, unless otherwise specified.)

Parameter	Symbol	Test Condition	Min.	Typ.	Max.	Unit
Off Characteristics⁽⁶⁾						
Drain-Source Breakdown Voltage	$V_{(\text{BR})\text{DSS}}$	$V_{\text{GS}} = 0\text{V}, I_D = 250\mu\text{A}$	40	-	-	V
Zero Gate Voltage Drain Current	I_{DSS}	$V_{\text{DS}} = 40\text{V}, V_{\text{GS}} = 0\text{V}$ $T_J = 125^\circ\text{C}$	-	-	1.0	μA
Gate-Source Leakage Current	I_{GSS}	$V_{\text{GS}} = \pm 20\text{V}, V_{\text{DS}} = 0\text{V}$	-	-	± 100	nA
On Characteristics⁽⁶⁾						
Gate Threshold Voltage	$V_{\text{GS}(\text{th})}$	$V_{\text{GS}} = V_{\text{DS}}, I_D = 250\mu\text{A}$	2.0	3.0	4.0	V
Static Drain-Source On-Resistance	$R_{\text{DS}(\text{ON})}$	$V_{\text{GS}} = 10\text{V}, I_D = 20\text{A}$	-	3.9	4.7	$\text{m}\Omega$
Forward Transconductance	g_{fs}	$V_{\text{DS}} = 5.0\text{V}, I_D = 20\text{A}$	-	15	-	S
Diodes Forward Voltage	V_{SD}	$I_S = 2.0\text{A}, V_{\text{GS}} = 0\text{V}$	-	0.7	1.2	V
Dynamic Characteristics⁽⁷⁾						
Input Capacitance	C_{iss}	$V_{\text{DS}} = 20\text{V}, V_{\text{GS}} = 0\text{V}, f = 1\text{MHz}$	-	982	1277	pF
Output Capacitance	C_{oss}		-	593	771	pF
Reverse Transfer Capacitance	C_{rss}		-	25	50	pF
Gate Resistance	R_g	$V_{\text{GS}} = 0\text{V}, V_{\text{DS}} = 0\text{V}, f = 1\text{MHz}$	-	4.2	-	Ω
Switching Characteristics⁽⁷⁾						
Turn-On DelayTime	$t_{d(\text{on})}$	$V_{\text{GS}} = 10\text{V}, V_{\text{DS}} = 20\text{V}$ $I_D = 20\text{A}, R_{\text{GEN}} = 3.0\Omega$	-	5.7	-	ns
Rise Time	t_r		-	11	-	ns
Turn-Off DelayTime	$t_{d(\text{off})}$		-	14	-	ns
Fall Time	t_f		-	8.0	-	ns
Gate Charge Characteristics⁽⁷⁾						
Total Gate Charge ($V_{\text{GS}} = 10\text{V}$)	Q_g	$V_{\text{DS}} = 20\text{V}, I_D = 20\text{A}$ $V_{\text{GS}} = 10\text{V}$	-	14	18.2	nC
Total Gate Charge ($V_{\text{GS}} = 6.0\text{V}$)	Q_g		-	8.7	11.3	nC
Gate-Source Charge	Q_{gs}		-	4.6	6.9	nC
Gate-Drain Charge	Q_{gd}		-	2.9	4.4	nC
Gate Plateau Voltage	V_{plateau}		-	5.2	-	V
Drain-Source Diode Characteristics⁽⁷⁾						
Body Diode Reverse Recovery Time	t_{rr}	$I_F = 20\text{A}, dI/dt = 100\text{A}/\mu\text{s}$	-	30	-	ns
Body Diode Reverse Recovery Charge	Q_{rr}	$T_J = 25^\circ\text{C}$	-	13	-	nC
Diode Forward Current	I_S	$T_C = 25^\circ\text{C}$	-	-	78	A

Notes:

1. This current is chip limited, which is calculated based on R_{thjc} .
2. This current is calculated on single pulse with $10\mu\text{s}$ Pulse & Duty Cycle = 1%.
3. Defined by design, not subject to production test, E_{AS} condition: $T_J=25^\circ\text{C}, V_{DD}=20\text{V}, V_{GS}=10\text{V}, L=1.0\text{mH}$.
4. Device mounted on FR-4 substrate PC board with 2oz copper in 1inch square cooling area.
5. Thermal resistance from junction to soldering point (on the exposed drain pad).
6. Short duration pulse test used to minimize self-heating effect.
7. Defined by design, not subject to production.



Typical Electrical and Thermal Characteristics




Figure 1: Output Characteristics




Figure 2: Transfer Characteristics




Figure 3: On-Resistance vs. Gate-Source Voltage




Figure 4: On-Resistance vs. Gate-Source Voltage




Figure 5: On-Resistance vs. Junction Temperature




Figure 6: Source-Drain Diode Forward Voltage



Typical Electrical and Thermal Characteristics




Figure 7: Gate Threshold Variation vs. Junction Temperature




Figure 8: Gate Charge Characteristics




Figure 9: Capacitance Characteristics




Figure 10: Power Derating




Figure 11: Current Derating




Figure 12: Safe Operating Area



Typical Electrical and Thermal Characteristics






Figure 13: Normalized Maximum Transient Thermal Impedance



PDFN5060-8L Package Outline

Package Outline



NOTES:

1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
2. ALL DIMENSIONS IN MILLIMETER (ANGLE IN DEGREE).
3. DIMENSIONS D1 AND E1 DO NOT INCLUDE MOLD FLASH PROTRUSIONS OR GATE BURRS.

DIM.	MILLIMETER		
	MIN.	NOM.	MAX.
A	0.90	1.05	1.20
b	0.20	0.41	0.51
c	0.20	0.25	0.35
D	4.80	--	5.40
D1	4.65	--	5.30
D2	3.60	--	4.30
E	5.90	--	6.30
E1	5.60	--	6.00
E2	3.37	--	3.92
e	1.27BSC		
H	0.40	0.60	0.75
L	0.40	0.60	0.84
θ	0°	--	12°

Recommended Soldering Footprint

